This paper proposes an inductor-based DC-DC conversion technique using the 5-stage Dickson charge pump that achieves efficiency up to 96%. The converter that the Dickson charge pump is built on is a novel series inductor and parallel capacitive construction, that is profitable for energy harvesting applications. In this paper, we have shown the use of an inductor in five stage Dickson charge pump to generate an output voltage of 8.76 V at 20 Ω resistive load with a 50 MHz external frequency. Least drop in voltage is at output capacitor that is used as an energy storage element. In the experiment, the integrated charge-up converter is based on LC tank features. This unique simulation study is done in the T-Spice 0.18µm CMOS process using an input voltage of 1.8 V, using high Vt and low oxide thickness Tox for reducing threshold voltage drop in latter stages.
Introduction
The world of electronics is becoming dominated by mobile applications such as laptop computers and cellular phones. In such applications, reducing power consumption has increasingly become an important requirement for integrated circuits [1] . But with parallel circuit operation, higher throughput request builds pressure on clock rate and active current consumption. Charge pumps are a way of switching connection to control the connection of voltages to the capacitor [2] . At present, low power supply computer, SRAM, Input/output systems and several additional applications are widely used. Depending on these technologies, embedded systems often include high density flash drives on the same chip. Regardless of power fashions, Non-Volatile Memories, as well as Electrical Erasable PROMs, require maximum voltages ~ 4V-7V to enable hot electron injection and tunneling during writing and erasing actions. [3] . Capacitive load pumps based on the Dickson design structure [1] are widely used to increase the input onchip voltage. The key constraints of such a methodology are: 1) the boosting phase 1 and 2 in each stage required in low voltage processing technologies that lead to the deterioration of energy efficiency and 2) the large area on chip needed by them [4, 5] .
This paper modified Dickson charge pump using LC tank based integrated architecture charge pump. After conducting the literature survey, we found that some architectural products have been produced for improving power efficiency. In previous papers on this topic, we have observed that circuit complexity increases to improve power efficiency. Efficiency has been shown to improve substantially, but it requires balancing a lot of parameters, that is a complex task -such as output power, delay, rise time etc. On the contrary, when the efficiency increases to an extent then the output voltage decreases due to the complex architecture. It is essential to have a better charge pump, regulating the balance current to the final output stage with the load [6] . In this paper, Inductor has been used to impress efficiency because the inductor produces a large current that is needed for the charge pump to work well. The related inclusive boost-up circuit behavior and efficiency analysis are presented in Section 2. In Section 3, the flow of model of integrated LC tank used in circuit simulations is introduced. In section 4, two phase Non-overlapping Clocking scheme Timing behavior circuit block it is important circuit block for charge pump circuit operation. Finally, in Section 5, measurement results at various load resistances are provided, and conclusions are discussed in Section 6.
Dickson Charge Pump Circuit Behavior and outcome Problems with Efficiency Analysis
The traditional charge pump invented by J.F. Dickson [7] is based on diode-connected NMOS transistor structure where [8, 9] . Actually, efficiency parameter depends on the current at each stage, which regulates the output level in each stage and leads to full charge transfer. A boost converter charge pump DC/DC depends on switching, instead of passtransistor. The power efficiency ƞ at the output is a measure of performance [8] .
Where I L is the output current; V out is the output voltage; I power is the current delivered through V dd to charge pump.
!! − ! is the voltage gain per stage with threshold voltage drop ! [9] . The current I power can be written as
Where I p current in parasitic capacitors, required to charge and discharge the capacitors.
n is the number of stage and ! is the parasitic capacitance.
! is relative to the boost capacitance itself by a factor α [10] .
Thus, charge pump power efficiency can be written as
The α is a technology-dependent parameter and ranges from 0.1(for poly-poly capacitors) up to 0.3 like metal-metal capacitors) [11, 12] .
Behavior of Inductor Model and MOS R on Resistance
The main parameter in the design of charge pump is the current that should be delivered at regulation level. In this proposed charge pump the inductor behaves as a current source at t=∞ when the current starts flowing in the circuit, and the capacitor behaves as a voltage source when current is flowing in the circuit at t=0 + as Fig 2 and Fig 3. 
Inductor based modified Dickson, charge pump model
The NMOS transistor used in the charge pump behaves like a control switch, as the voltage from the inductor is higher than input voltage and the output current is much lower than the input. When the switch is ON and OFF very fast, the inductor magnetic field never collapses. Therefore, when the switch 2 is opened again, this causes a higher voltage on the inductor as it adds to the magnetic flux. In this circuit the inductor has a critical role, when the current is increasing, then it prevents it from decreasing and when the current is decreasing, it prevents it from increasing. 
There have been other attempts to design better charge pumps through structural modifications [13, 14] . The schematic of the basic operation of the first stage of the inductor-based Dickson charge pump is shown in figure (3). It is limited by the threshold voltages drop in the Dickson charge pump [15] . Alternatively, dc/dc converters based on inductive mechanism is widely used in power electronics, and in recent times, they have been integrated into CMOS standard processes [16] . The inductor techniques using diode generic circuit is shown in figure (4) The major limits of a completely integrated LC tank converter approach are the efficiency at low input voltage. The LC tank converters produce sufficient current to deliver to a clock signal which maintains the current level at each node [17] . The circuit diagram of the proposed inductorbased boost converter is shown in figure (5). The Charge Pump circuit receives a clock signal from the nonoverlapping clock circuit. The value of L and C sets the desired frequency; the current can be adjusted through the value of inductor current. In this fashion, all parameters can be controlled to enhance the efficiency and reduce the ripple voltage [18] .
The 5-Stage Modified inductor charge pump is a combination of the capacitors C 1 -C 5 and inductor L 1 -L 2 and C out is output capacitors as shown in Fig (5) . The modified LC tank converter can be well matched with low power in inductive-capacitive structural design and can be fabricated in standard low-voltage CMOS process [19] .
As shown in Figure 3 , a model LC tank DC converter is formed by a switch, an inductor, and a diode-attached MOS. The charge pumps up to boost approximately five times that can generate output voltage 8.5V from input 1.8V [20] . The energy of inductor used in charge pump is Inductor energy
Non-overlapping Clocking scheme Timing behavior
Non-overlapping clocking scheme timing behavior is key circuit block for any charge pump circuit. The Charge Pump is never work without clock operation so it is required two phase non-over lapping clock circuit operation design through seven stage CMOS based ring oscillator circuit. The Ring Oscillator is not able to generate non-over lapping clock, therefore associated with using non-overlapping circuit using cross coupled CMOS based NAND gates. The overlapping clocking schemes consumes too much power which increases the dynamic power losses during switching operation. Non-overlapping circuit is reducing dynamic power operation during circuit switching operation. The ring oscillator with non-overlapping circuit output waveform shown in Fig (7) . The Non-over clock circuit behavior shown in Fig (8) . 
Clocked DFF (Timing Circuit).
The timing circuit block in master slave fashion shown in Fig (9) . It is providing smooth square wave and reduce the power loss during energy storage phase. In Figure (9) is shown a clocked CMOS based DFF in master-slave fashion based on this circuit. It has a better pulse converter that is designed to reduce the power loss during the energy storage phase. When the NMOS control switch is ON the current flows from the input voltage source through the inductor, and the energy is stored in the inductor. The DFF produces a timing circuit for the proposed inductor-based Dickson charge pump. The main clock generator in the first phase is CMOS based ring oscillator through an odd number of stages. The seven-stage (n=7) ring inverter has been selected as a substitution. The 50% to 75% of the duty cycle is produced in the second stage [21] . Thus, a digital D-flip-flop (a master-slave type) and a NAND gate provide two output signals (Q and ￣Q) with 1/2 frequency. The NAND gate varies between CLK and ￣Q, with 75% duty cycle signals [22] [23] [24] . 
Simulation Result Inductor and without inductor
The proposed inductor charge pump is simulated by using the T-Spice software in 0.18 µm CMOS technology. The voltage gain output per stage of the five-stage charge pump using an inductor and without inductor based on conventional charge pump circuit is shown in figure 5 . It is observed that as the MOS resistance value is varied between 20Ω and 100Ω, it has an impact on the output voltage at L=100 µH and Supply voltage 1.8 V. The efficiency is largely improvised at different values of pumping MOS capacitors 6 pF -20 pF with various load output resistance.
In this paper Table 1 shows the Technology and Tools specification of parameters that have been used, Table 2 shows the values of parameters that are used during simulation. In Figure 11 , output voltage V out variation with MOS R on resistance is shown. In this graph, we observe that by increasing the value of inductor to five times, the value of the output increases to 1 volt. Thus, there is an effect of inductor value on the output voltage. In this graph, R on is the drain to source resistance that is actually decided by W and L of the MOS transistor, and both are technology dependent parameters. The MOS R on resistance value is derived from W/L ratio.
The low value of MOS resistance can transfer the maximum charge and receive maximum voltage thereby reducing power consumption. As a result, the efficiency increases. Because of the low value of R on resistance, the maximum current is delivered to the final stage, which improves the voltage gain and efficiency. Using inductor value L=100µH -figures 12 and 13 show simulation result of efficiency analysis of 5 stage and 3 stage Dickson charge pump circuit under the various output load resistance (R L ) 250 kΩ -1000 kΩ, pumping capacitors 6 pF and Figure 13 at 20 pF. The efficiency achieved is up to 96 % on load resistance value of 250 kΩ, but efficiency is decreased up to 55% on load resistance value 1000 kΩ using 5 stage charge pump. When using 3 stage charge pump at the same load value, the efficiency is observed going up to 60 % and maintains above 50% at 1000 kΩ load resistance. Similar explanation follows for the figure 13 .
The figures 14 and 15 show simulation result of the relation between output voltage and efficiency with capacitors value 6 pF at N= 5 stage, and N=3 stage charge pump circuit under the various output load resistance (R L ) 250 kΩ -1000 kΩ. It is observed that the efficiency increases as the output voltage is decreases and power increases. It means that when we want to achieve more efficiency for better charge pump work, then output voltage has to be compromised of 5 stages charge pump to produce the best efficiency in the range 96% to 55%. For N=3 stage charge pump efficiency ranges between 60% to 50%. 
Conclusions
Inductor based modified Dickson charge pump has been modeled and simulated using 0.18µm CMOS process. We applied five stage inductor-capacitors architecture to boostup efficiency and conversion ratio up to 96% at load output resistance 250 kΩ. The efficiency was tested at various load resistance up to 1000 kΩ and pumping capacitors 6 pF and 20 pF and using L=100µH. The efficiency range was observed to vary from 65% to 96%. The output voltage up to 6.5 V to 8.5 V was achieved. Simulation results have been performed using 3 stage and 5 stage charge pumps. It was observed that for N=3 stage charge pump, the efficiency varies 50% to 60%. In contrast, N=5 stage charge pump efficiency varies from 55% to 96% with respect to the load resistance. The Main theme of this paper, MOS resistance R on (Drain to source resistance) is designed at 20 Ω and 100 Ω, because of which pumping current is the regulate at each stage up to regulation level and get the higher output voltage and higher efficiency. By using the the T-Spice software in 180 nm CMOS technology, the simulation results of the charge pump circuit for 1.8 V input voltage show that the output voltage and the conversion ratio of the proposed charge pump are 7.5 V and 77.3%, respectively. In comparison with the other charge pump circuits, the designed charge pump circuit has a higher voltage conversion ratio.
